1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182B - FEBRUARY 1994 - REVISED JUNE 1995

- Organization . . . 1M × 8 × 2 Banks
- 3.3-V Power Supply (±10% Tolerance)
- Two Banks for On-Chip Interleaving (Gapless Accesses)
- High Bandwidth Up to 100-MHz Data Rates
- Burst Length Programmable to 1, 2, 4, or 8
- Programmable Output Sequence Serial or Interleave
- Chip Select and Clock Enable for Enhanced-System Interfacing
- Cycle-by-Cycle DQ-Bus Mask Capability
- Programmable Read Latency From Column Address
- Self-Refresh Capability
- High-Speed, Low-Noise LVTTL Interface
- Power-Down Mode
- Compatible With JEDEC Standards
- 4K Refresh (Total for Both Banks)

15 ns

- 2-Bit Prefetch Architecture for High-Speed Performance
- Performance Ranges:

		ACTV	
	SYNCHRONOUS	COMMAND TO	REFRESH
	CLOCK CYCLE	READ OR WRITE	TIME
	TIME	COMMAND	INTERVAL
	t cκ	†RCD	t REF
	(MIN)	(MIN)	(MAX)
'626802-10	10 ns	30 ns	64 ms
'626802-12	12 ns	35 ns	64 ms

40 ns

64 ms

description

'626802-15

The TMS626802 series are high-speed 16777216-bit synchronous dynamic random-access memories (DRAMs) organized as two banks of 1048576 words with eight bits per word.

All inputs and outputs of the TMS626802 series are compatible with the low-voltage TTL (LVTTL) interface.

The synchronous DRAM employs state-of-the-art enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power. All inputs and outputs are synchronized with the CLK input to simplify system design and enhance use with high-speed microprocessors and caches.

V _{CC} [1	44]∨ _{SS}
DQ0		43	L
Vssq [3	42]∨ _{ssQ}
DQ1		41	_
Vcca [5	40	Vcca
DQ2	6	39	DQ5
Vssa [7	38	Vssa
DQ3 [8	37	DQ4
Vcca [9	36	Vcca
NC [10	35	NC
NC [11	34	NC
$\overline{\mathbf{w}}$	12	3 3	ром
CAS [13	32	CLK
RAS [14	31	CKE
CS [15	30	NC
A11 [16	29] A9
A10 [17	28] A8

27 A7

26 🛮 A6

25 🛮 A5

24 A4 23 V_{SS}

A0 🛮 18

A1 🛮 19

A2 🛮 20

A3 [] 21

V_{CC} [] 22

DGE PACKAGE (TOP VIEW)

	PIN NOMENCLATURE					
A0-A10	Address Inputs					
	A0-A10 Row Addresses					
	A0-A8 Column Addresses					
	A10 Automatic-Precharge Select					
A11	Bank Select					
CAS	Column-Address Strobe					
CKE	Clock Enable					
CLK	System Clock					
cs	Chip Select					
DQ0-DQ7	SDRAM Data Input/Data Output					
DQM	Data/Output Mask Enable					
NC	No External Connect					
RAS	Row-Address Strobe					
Vcc	Power Supply (3.3 V Typ)					
Vccq	Power Supply for Output Drivers (3.3 V Typ)					
VSS	Ground					
<u>V</u> ssq	Ground for Output Drivers					
W	Write Enable					

The TMS626802 synchronous DRAM is available in a 400-mil, 44-pin surface-mount TSOP (II) package (DGE suffix).

EPIC is a trademark of Texas Instruments Incorporated.



operation

All inputs of the '626802 synchronous DRAM are latched on the rising edge of the system (synchronous) clock. The outputs, DQ0-DQ7, are also referenced to the rising edge of CLK. The '626802 has two banks that are accessed independently. A bank must be activated before it can be accessed (read from or written to). Refresh cycles refresh both banks alternately.


Five basic commands or functions control most operations of the '626802:

- Bank activate/row-address entry
- Column-address entry/write operation
- Column-address entry/read operation
- Bank deactivate
- CAS-before-RAS (CBR)
- Self-refresh entry

Additionally, operation can be controlled by three methods: using chip select ($\overline{\text{CS}}$) to select/deselect the devices, using DQM to enable/mask the DQ signals on a cycle-by-cycle basis, or using CKE to suspend (or gate) the CLK input. The device contains a mode register that must be programmed for proper operation.

Tables 1 through 3 show the various operations that are available on the '626802. These truth tables identify the command and/or operations and their respective mnemonics. Each truth table is followed by a legend that explains the abbreviated symbols. An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst.

functional block diagram



operation (continued)

Table 1. Basic-Command Truth Table†

COMMAND	STATE OF BANK(S)	CS	RAS	CAS	w	A11	A10	A9-A0	MNEMONIC
Mode register set	T = deac B = deac	L	L	L	L	x	х	A9=X A8=0 A7=0 A6-A0=V	MRS
Bank deactivate (precharge)	×	L	L	Н	L	BS	Ļ	Х	DEAC
Deactivate all banks	×	L	L	Н	L	Х	н	Х	DCAB
Bank activate/row-address entry	SB = deac	L	L	Н	Н	BS	٧	V	ACTV
Column-address entry/write operation	SB = actv	L	Н	L	L	BS	L	V	WRT
Column-address entry/write operation with automatic deactivate	SB = actv	L	н	L	L	BS	Н	٧	WRT-P
Column-address entry/read operation	SB = actv	L	Н	L	Н	BS	L	٧	READ
Column-address entry/read operation with automatic deactivate	SB = actv	L	Н	L	Н	BS	н	V	READ-P
Burst stop	SB = actv	L	Н	Н	L	Х	X	Х	STOP
No operation	×	L	Н	Н	Н	×	×	X	NOOP
Control-input inhibit / no operation	Х	Н	×	×	Х	×	Х	Х	DESL
CBR refresh [‡]	T = B = deac	L	L	L	н	х	х	х	REFR

[†] For execution of these commands on cycle n, CKE (n) must be high and satisfy tCESP from power-down exit (PDE), tCES and nCLE from clock-suspend (HOLD) exit, and tCESP and tRC from self-refresh (SLFR) exit. DQM (n) is a don't care.

L = Logic low
H = Logic high
X = Don't care
V = Valid
T = Bank T
B = Bank B
actv = Activated
deac = Deactivated

BS = Logic high to select bank T; logic low to select bank B

SB = Bank selected by A11 at cycle n

[‡] CBR or self-refresh entry requires that all banks be deactivated or in an idle state prior to the command entry. Legend:

operation (continued)

Table 2. CKE-Use Command Truth Table†

COMMAND	STATE OF BANK(S)	CKE (n-1)	CKE (n)	CS (n)	RAS (n)	CAS (n)	(n)	MNEMONIC
Self-refresh entry	T = B = deac	Н	L	L	L	L	н	SLFR
	T = B = no	Н	L	L	Н	Н	н	PDE
Power-down entry at n + 1	access operation‡	Н	L	Н	Х	Х	Х	PDE
	T. D. salfantash	L	Н	L	Н	Н	н	T -
Self-refresh exit	T = B = self refresh	L	Н	Н	X	Х	Х	Ī — _
Power-down exit	T = B = power down	L	Н	×	×	Х	Х	-
CLK suspend at n+1	T or B = access operation [‡]	н	L	х	×	×	×	HOLD
CLK suspend exit at n + 1	T or B = access operation [‡]	L	н	х	х	×	×	_

[†] For execution of these commands, A0-A11 (n) and DQM (n) are don't cares.

= CLK cycle number n

= Logic low L Н = Logic high

X = Don't care

= Bank T В = Bank B

deac = Deactivated

[‡] An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

operation (continued)

Table 3. DQM-Use Command Truth Table 1

COMMAND	STATE OF BANK(S)	DQM (n)	DATA IN (n)	DATA OUT (n+2)	MNEMONIC
_	T = deac and B = deac	x	N/A	Hi-Z	_
_	T = actv and B = actv (no access operation)‡	X	N/A	Hi-Z	_
Data-in enable	T = write or B = write	L	V	N/A	ENBL
Data-in mask	T = write or B = write	Н	М	N/A	MASK
Data-out enable	T = read or B = read	L	N/A	٧	ENBL
Data-out mask	T = read or B = read	н	N/A	Hi-Z	MASK

[†] For execution of these commands, CKE (n) must be high and satisfy to the power-down exit (PDE), to the same notices and the power satisfy to the power-down exit (PDE), to the same notices and the power satisfy to the power-down exit (PDE), to t

n = CLK cycle number

L = Logic low
H = Logic high
X = Don't care
V = Valid

M = Masked input data N/A = Not applicable

T = Bank T
B = Bank B
actv = Activated
deac = Deactivated

write = Activated and accepting data in on cycle n read = Activated and delivering data out on cycle n + 2



[‡] An access operation refers to any READ (READ-P) or WRT (WRT-P) command in progress at cycle n. Access operations include the cycle upon which the READ (READ-P) or WRT (WRT-P) command is entered and all subsequent cycles through the completion of the access burst. Legend:

burst sequence


All data for the '626802 are written or read in a burst fashion; that is, a single starting address is entered into the device and the '626802 internally accesses a sequence of locations based on that starting address. Some of the subsequent accesses after the first can be at preceding as well as succeeding column addresses, depending on the starting address entered. This sequence can be programmed to follow either a serial burst or an interleave burst (see Tables 4 through 6). The length of the burst sequence can be user programmed to be either 1, 2, 4, or 8 accesses. After a read burst is completed (as determined by the programmed-burst length), the outputs are in the high-impedance state until the next read access is initiated.

	INTERNA	INTERNAL COLUMN ADDRESS A0								
	DECI	DECIMAL BINARY								
	START	2ND	START	2ND						
	0	1	0	1						
Serial	1	0	1	0						
	0	1	0	1						
Interleave	1	0	1	0						

Table 4. 2-Bit Burst Sequences

Table 5. 4-Bit Burst Sequences

		INTERNAL COLUMN ADDRESS A1 – A0									
		DEC	IMAL			BIN	ARY				
	START	2ND	3RD	4TH	START	2ND	3RD	4TH			
	0	1	2	3	00	01	10	11			
Serial	1	2	3	0	01	10	11	00			
	2	3	0	1	10	11	00	01			
	3	0	1	2	11	00	01	10			
	0	1	2	3	00	01	10	11			
	1	0	3	2	01	00	11	10			
Interleave	2	3	0	1	10	11	00	01			
	3	2	1	0	11	10	01	00			



NOTE: For burst sequence of one, subsequent read or write commands must be done at least two clock cycles from initial read or write command (see timing diagram above),

Figure 1. Subsequent Read or Write CMD for BL = 1

burst sequence (continued)

Table 6. 8-Bit Burst Sequences

						NTER	VAL C	OLUMI	N ADDRE	SS A2-	-A0					
		DECIMAL									BINARY					
	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH	START	2ND	3RD	4TH	5TH	6TH	7TH	8TH
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	2	3	4	5	6	7	0	001	010	011	100	101	110	111	000
	2	3	4	5	6	7	0	1	010	011	100	101	110	111	000	001
	3	4	5	6	7	0	1	2	011	100	101	110	111	000	001	010
Serial	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	6	7	0	1	2	3	4	101	110	111	000	001	010	011	100
	6	7	0	1	2	3	4	5	110	111	000	001	010	011	100	101
	7	0	1	2	3	4	5	6	111	000	001	010	011	100	101	110
	0	1	2	3	4	5	6	7	000	001	010	011	100	101	110	111
	1	0	3	2	5	4	7	6	001	000	011	010	101	100	111	110
	2	3	0	1	6	7	4	5	010	011	000	001	110	111	100	101
1.4.4.	3	2	1	0	7	6	5	4	011	010	001	000	111	110	101	100
Interleave	4	5	6	7	0	1	2	3	100	101	110	111	000	001	010	011
	5	4	7	6	1	0	3	2	101	100	111	110	001	000	011	010
	6	7	4	5	2	3	0	1	110	111	100	101	010	011	000	001
	7	6	5	4	3	2	1	0	111	110	101	100	011	010	001	000

latency

The beginning data-output cycle of a read burst can be programmed to occur 1, 2, or 3 CLK cycles after the read command (see setting the mode register). This feature allows the user to adjust the '626802 to operate in accordance with the system's capability to latch the data output from the '626802. The delay between the READ command and the beginning of the output burst is known as read latency (also known as $\overline{\text{CAS}}$ latency). After the initial output cycle begins, the data burst occurs at the CLK frequency without any intervening gaps. Use of minimum read latencies is restricted based on the particular maximum frequency rating of the '626802.

There is no latency for data-in cycles (write latency). The first data-in cycle of a write burst is entered at the same rising edge of CLK on which the WRT command is entered. The write latency is fixed and not determined by the mode-register contents.

two-bank operation

The '626802 contains two independent banks that can be accessed individually or in an interleaved fashion. Each bank must be activated with a row address before it can be accessed. Each bank must then be deactivated before it can be activated again with a new row address. The bank-activate/row-address-entry command (ACTV) is entered by holding \overline{RAS} low, \overline{CAS} high, \overline{W} high, and A11 valid on the rising edge of CLK. A bank can be deactivated either automatically during a READ (READ-P) or a WRT (WRT-P) command or by use of the deactivate-bank (DEAC) command. Both banks can be deactivated at once by use of the DCAB command (see Table 1 and the bank deactivation description).



two-bank row-access operation

The two-bank feature allows the user to access information on random rows at a higher rate of operation than is possible with a standard DRAM. This is accomplished by activating one bank with a row address and, while the data stream is being accessed to/from that bank, activating the second bank with another row address. When the data stream to/from the first bank is completed, the data stream to/from the second bank can begin without interruption. After the second bank is activated, the first bank can be deactivated to allow the entry of a new row address for the next round of accesses. In this manner, operation can continue in an interleaved fashion. Figure 26 shows an example of two-bank row interleaving with automatic deactivate for the case of read latency of 3 and a burst length of 8.

two-bank column-access operation

The availability of two banks allows the access of data from random starting columns between banks at a higher rate of operation. After activating each bank with a row address (ACTV command), A11 can be used to alternate READ or WRT commands between the banks to provide gapless accesses at the CLK frequency, provided all specified timing requirements are met. Figure 28 is an example of two-bank column interleaving with a read latency of 3 and a burst length of 2.

bank deactivation (precharge)

Both banks can be simultaneously deactivated (placed in precharge) by using the DCAB command. A single bank can be deactivated by using the DEAC command. The DEAC command is entered identically to the DCAB command except that A10 must be low and A11 used to select the bank to be precharged as shown in Table 1. A bank can also be deactivated automatically by using A10 during a READ or WRT command. If A10 is held high during the entry of a READ or WRT command, the accessed bank (selected by A11) automatically deactivates upon completion of the access burst. If A10 is held low during READ or WRT command entry, that bank remains active following the burst. The READ and WRT commands with automatic deactivation are denoted as READ-P and WRT-P.

chip select (CS)

 $\overline{\text{CS}}$ can be used to select or deselect the '626802 for command entry, which might be required for multiple memory-device decoding. If $\overline{\text{CS}}$ is held high on the rising edge of CLK (DESL command), the device does not respond to $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, or $\overline{\text{W}}$ until the device is selected again. Device select is accomplished by holding $\overline{\text{CS}}$ low on the rising edge of CLK. Any other valid command can be entered simultaneously on the same rising CLK edge of the select operation. The device can be selected/deselected on a cycle-by-cycle basis (see Tables 1 and 2). The use of $\overline{\text{CS}}$ does not affect an access burst that is in progress; the DESL command can only restrict $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{W}}$ input to the '626802.

data/output mask

Masking of individual data cycles within a burst sequence can be accomplished by use of the MASK command (see Table 3). If DQM is held high on the rising edge of CLK during a write burst, the incident data word (referenced to the same rising edge of CLK) on DQ0-DQ7 is ignored. If DQM is held high on the rising edge of CLK for a read burst, DQ0-DQ7 referenced to the second rising edge of CLK are in the high-impedance state. The application of DQM to data-out cycles (READ burst) involves a latency of two CLK cycles, but the application of DQM to data-in cycles (WRITE burst) has no latency. The MASK command (or its opposite, the ENBL command) is performed on a cycle-by-cycle basis, allowing the user to gate any individual data cycle or cycles within either a read- or a write-burst sequence. Figure 16 shows an example of data/output masking.

NOTE: Data masking using DQM input is not supported when the mode register is set for read latency of one and burst length of one. If the mode register is in this mode, the DQM pin should be held low.




CLK suspend/power-down mode

For normal device operation, CKE should be held high to enable CLK. If CKE goes low during the execution of a READ (READ-P) or WRT (WRT-P) operation, the state of the DQ bus at the immediate next rising edge of CLK is frozen at its current state, and no further inputs are accepted until CKE is returned high. This is known as a CLK suspend operation, and its execution is denoted as a HOLD command. The device resumes operation from the point at which it was placed in suspension, beginning with the second rising edge of CLK after CKE is returned high.

If CKE is brought low when no READ (READ-P) or WRT (WRT-P) command is in progress, the device enters power-down mode. If both banks are deactivated when power-down mode is entered, power consumption is reduced to the minimum. Power-down mode can be used during row-active or CBR-refresh periods to reduce input buffer power. After power-down mode is entered, no further inputs are accepted until CKE returns high. To ensure that data in the device remains valid during the power-down mode, the self-refresh command (SLRF) must be executed concurrently with the power-down entry (PDE) command. When exiting power-down mode, new commands can be entered on the first CLK edge after CKE returns high, provided that the setup time (tCESP) is satisfied. Table 2 shows the command configuration for a CLK suspend/power-down operation, and Figures 18 and 19 show an example of the procedure.

setting the mode register

The '626802 contains a mode register that the user should program with the read latency, the burst type, and the burst length. This is accomplished by executing an MRS command with the information entered on address lines A0–A8. A logic 0 should always be entered on A7 and A8, but A9–A11 are don't-care entries for the '626802. Figure 1 shows the valid combinations for a successful MRS command. Only valid addresses allow the mode register to be changed. If the addresses are not valid, the previous contents of the mode register remain unaffected. The MRS command is executed by holding $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, and $\overline{\text{W}}$ low, and the input-mode word valid on A0–A8 on the rising edge of CLK (see Table 1). The MRS command can be executed only when both banks are deactivated.



	GISTI BITS [†]		READ LATENCY [‡]
A6	A 5	A4	LATENCY
0 0 0	0 1 1	1 0 1	1 2 3

[†] All other combinations are reserved.

RE	GISTE BITS§	ER	BURST LENGTH
A2	A 1	A0	
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8

[§] All other combinations are reserved.

Figure 2. Mode-Register Programming



Refer to timing requirements for minimum valid-read latencies based on maximum frequency rating.

1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182B - FEBRUARY 1994 - REVISED JUNE 1995

refresh

The '626802 must be refreshed at intervals not exceeding t_{REF} (see timing requirements), or data cannot be retained. Refresh can be accomplished by performing a read or write access to every row in both banks, by performing 4096 \overline{CAS} -before- \overline{RAS} (REFR) commands, or by placing the device in self refresh. Regardless of the method used, refresh must be accomplished before t_{REF} has expired.

CAS-before-RAS (CBR) refresh

Before performing a CBR refresh, both banks must be deactivated (placed in precharge). To enter a REFR command, \overline{RAS} and \overline{CAS} must be low and \overline{W} must be high upon the rising edge of CLK). The refresh address is generated internally such that after 4096 REFR commands, both banks of the '626802 will have been refreshed. The external address and bank select (A11) are ignored. The execution of a REFR command automatically deactivates both banks upon completion of the internal CBR cycle. This allows consecutive REFR-only commands to be executed, if desired, without any intervening DEAC commands. The REFR commands do not necessarily have to be consecutive, but all 4096 must be completed before t_{REF} expires.

self refresh

To enter self refresh, both banks of the '626802 must first be deactivated and a SLFR command must be executed (see Table 2). The SLFR command is identical to the REFR command except that CKE is low. For proper entry of the SLFR command, CKE is brought low for the same rising edge of CLK that \overline{RAS} and \overline{CAS} are low and \overline{W} is high. CKE must be held low to stay in self-refresh mode. In the self-refresh mode, all refreshing signals are generated internally for both banks with all external signals (except CKE) being ignored. Data can be retained by the device automatically for an indefinite period when power is maintained (consumption is reduced to a minimum). To exit self-refresh mode, CKE must be brought high. New commands are issued after track has expired. If CLK is made inactive during self refresh, it must be returned to an active and stable condition before CKE is brought high to exit self refresh (see Figure 21).

Upon exiting self refresh, the normal refresh scheme must begin immediately. If the burst-refresh scheme is used, 4096 REFR commands must be executed before continuing with normal device operations. If a distributed-refresh scheme utilizing CBR is used (e.g., two rows every 32 μs), the first set of refreshes must be performed before continuing with normal device operation. This ensures that the SDRAM is fully refreshed.

interrupted bursts


A read or write can be interrupted before the burst sequence has been completed with no adverse effects to the operation. This is accomplished by entering certain superseding commands as listed in Tables 7 and 8, provided that all timing requirements are met. The command interrupting either a read or write burst must be entered only on an even number of cycles (2n rule) from the initial burst command (nCCD). nCCD is defined as the number of clock cycles from the initial command to the interrupting command. In the case when the number of clock cycles between a read/write command and the following command is greater than the burst length the "2n rule" and nCCD does not apply. A DEAC command is considered an interrupt only if it is issued to the same bank as the preceding READ or WRITE command. The interruption of READ-P and WRT-P operations is not supported.



interrupted bursts (continued)


Table 7. Read-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING READ BURST
DEAC, DCAB	The DQ bus is in the high-impedance state when nHZP cycles are satisfied or upon completion of the read burst, whichever occurs first (see Figures 6 and 22).
WRT, WRT-P	The WRT command immediately supersedes the read burst in progress, but DQM must be high 1 + nDOD and nDOD cycles previous to the WRT (WRT-P) command (see Figure 5).
READ, READ-P	Current output cycles continue until the programmed latency from the superseding READ (READ-P) command is met and new output cycles begin (see Figure 5).
STOP	The DQ bus is in the high-impedance state two clock cycles after the stop command is entered or upon completion of the read burst, whichever occurs first. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 6).



NOTE A: For this example, read latency = 2 and burst length > 2.

Figure 3. Read Burst Interrupted by Read Command




NOTES: A. For this example, read latency = 2 and burst length > 2.

B. DQM is held high for 2 CLK cycles (2 rising edges). DQM is held high for 1 + nDOD to mask out bit prior to interrupting WRT command. DQM is held high for nDOD as specified.

Figure 4. Read Burst Interrupted by Write Command




interrupted bursts (continued)



NOTE A: For this example, read latency = 2 and burst length > 2.

Figure 5. Read Burst Interrupted by STOP Command




NOTE A: For this example, read latency = 3 and burst length > 2.

Figure 6. Read Burst Interrupted by DEAC Command

interrupted bursts (continued)


Table 8. Write-Burst Interruption

INTERRUPTING COMMAND	EFFECT OR NOTE ON USE DURING WRITE BURST											
DEAC, DCAB	The DEAC/DCAB command immediately supersedes the write burst in progress. DQM must be used to mask the DQ bus such that the write recovery specification (tRWL) is not violated by the interrupt (see Figure 11). The new WRT (WRT-P) command and data in immediately supersede the write burst in progress (see Figure 9).											
WRT, WRT-P												
READ, READ-P	Data in on previous cycle is written. No further data in is accepted (see Figure 8).											
STOP	The data on the input pins at the time of the burst STOP command is not written, and no further data is accepted. The bank remains active. A new read or write command cannot be entered for at least two cycles after the STOP command (see Figure 10).											



NOTE A: For this example, read latency = 2 and burst length > 2.


Figure 7. Write Burst Interrupted by Read Command



NOTE A: For this example, burst length > 2.


Figure 8. Write Burst Interrupted by Write Command





NOTE A: For this example, burst length > 2.

Figure 9. Write Burst Interrupted by STOP Command



NOTE A: For this example, read latency = 2, burst length > 2, and t_{CK} = t_{RWL}.

Figure 10. Write Burst Interrupted by DEAC/DCAB Command

power up

Device initialization should be performed after a power up to the full V_{CC} level. After power is established, a 200- μ s interval is required (with no inputs other than CLK). After this interval, both banks of the device must be deactivated. Eight REFR commands must be performed, and the mode register must be set to complete the device initialization.

1 M 20200UZ 1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY SMOS182B - FEBRUARY 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise	∍ noted)†
Supply voltage range, V _{CC} 0.5	5 V to 4.6 V
Supply voltage range for output drivers, V _{CCQ} 0.5	5 V to 4.6 V
Voltage range on any pin (see Note 1)	5 V to 4.6 V
Short-circuit output current	
Power dissipation	1 W
Operating free-air temperature range, T _A	
Storage temperature range, Teta	C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	3	3.3	3.6	٧
Vcca	Supply voltage for output drivers	3	3.3	3.6	V
VSS	Supply voltage		0		>
V _{SSQ}	Supply voltage for output drivers		0		V
VIH	High-level input voltage	2		V _{CC} + 0.3	٧
V _{IL}	Low-level input voltage	- 0.3		0.8	٧
TA	Operating free-air temperature	0		70	ပ္



electrical characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Note 2)

	PARAMETER		TECT	CONDITIONS		'62680	2-10	'62680	2-12	'62680	02-15	
	PARAMETER		1531	CONDITIONS		MIN	MAX	MIN	MAX	MiN	MAX	UNIT
VOH	High-level output voltage	l _{OH} = -2 mA				2.4		2.4		2.4		٧
VOL	Low-level output voltage	IOL = 2 mA					0.4		0.4		0.4	٧
lį	Input current (leakage)	0 V ≤ VI ≤ VCC	; + 0.3 V, A	All other pins = 0 V	to V _{CC}		±10		±10		±10	μА
Ю	Output current (leakage)	0 V ≤ VO ≤ VC	C + 0.3 V, C			±10		±10		±10	μА	
				1 bank active	Burst length = 1 or 2		90		80		70	
loor	Average read or write current	t _{RC} = MIN,	t _{CK} = MIN,		Burst length = 4 or 8		110		100		90	mA
lcc1	Average read of write current	Read latency = 3		2 banks active	Burst length = 1 or 2		150		120		100	MA
				interleaving	Burst length = 4 or 8		170 140 13		130			
		Dath harden	CKE=VIH, S	See Note 3			16		16		16	
		Both banks deactivated	CKE=V _{IL}				2		2		2	
ICC2	Standby current		CKE = 0 V (CMOS)				1		1		1	mA
	,	One or both banks active	CKE = V _{IL}				6	-	6		6	
ICC3	Consecutive CBR commands	t _{RC} = MIN					90		80		70	mA
		1074 . #			Read latency = 1		70		60		50	
ICC4	Burst current, gapless burst	ACTV not allow 2 bank interlease		CK = MIN,	Read latency = 2		100		90		80	mA
		Read latency = 3					140		120		100	
loos	Self-refresh current	CKE = V _{IL}					2		2		2	
ICC6	Sen-renesh current	CKE = 0 V (CMOS)					1		1		1	mA

I MS626802
1 048576-WORD BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS1828 - FEBRUARY 1994 - REVISED JUNE 1995

NOTES: 2. All specifications apply to the device after power-up initialization.

3. All control and address inputs must be stable and valid.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 4)

		MIN	MAX	UNT
C _{i(S)}	Input capacitance, CLK		7	pF
C _{i(AC)}	Input capacitance, A0-A11, CS, DQM, RAS, CAS, W		5	рF
C _{i(E)}	Input capacitance, CKE		5	рF
Co	Output capacitance		8	pF

NOTE 4: $V_{CC} = 3.3 \pm 0.3 \text{ V}$ and bias on pins under test is 0 V.

ac timing requirements over recommended ranges of supply voltage and operating free-air temperature $^{\dagger \ddagger}$

			'62680	2-10	'62680	2-12	'62680	2-15	UNIT
		ľ	MIN	MAX	MIN	MAX	MIN	MAX	UNII
		Read latency = 1	30		36		40		
tCK	Cycle time, CLK (system clock)	Read latency = 2	15		18		20		ns
		Read latency = 3	10		12		15		
tCKH	Pulse duration, CLK (system clock) high		3		3.5		4		ns
tCKL	Pulse duration, CLK (system clock) low		3		3.5		4		ns
		Read latency = 1		29		33		38	
tAC	Access time, CLK † to data out (see Note 5)	Read latency = 2		14		15		18	ns
	(See Note 5)	Read latency = 3		9		10		12	
tLZ	Delay time, CLK to DQ in the low-imped (see Note 6)	ance state	0		0		0		ns
		Read latency = 1		20		20		20	
tHZ	Delay time, CLK to DQ in the high-impedance state (see Note 7)	Read latency = 2		12		13		14_	ns
	nign-impedance state (see Note 7)	Read latency = 3		9		10		11_	
tDS	Setup time, data input		2		2		2		ns
tAS	Setup time, address		2		2		2		ns
tcs	Setup time, control input (CS, RAS, CA	S, W, DQM)	2		2		2	-	ns
tCES	Setup time, CKE (suspend entry/exit, p	ower-down entry)	2		2		2		ns
tCESP	Setup time, CKE (power down/self-refre	sh exit) (see Note 8)	8		10		12		ns
tон	Hold time, CLK ↑ to data out		3		3		3_		ns
t _{DH}	Hold time, data input		2		3		4		ns
tAH	Hold time, A0-A10		2		3		4		ns
^t CH	Hold time, control input (CS, RAS, CAS, W, DQM)		2		3		4		ns
tCEH	Hold time, CKE		2		3		4		ns
tRC	REFR command to ACTV, MRS, REFR ACTV command to ACTV, MRS, REFR Self-refresh exit to ACTV, MRS, REFR	or SLFR command; or SLFR command	100		110		125	_	ns

[†] See Parameter Measurement Information for load circuits.

NOTES: 5. t_{AC} is referenced from the rising transition of CLK that is previous to the data-out cycle. For example, the first data out t_{AC} is referenced from the rising transition of CLK that is read latency – 1 cycles after the READ command. An access time is measured at output reference level 1.4 V.

6. t_{LZ} is measured from the rising transition of CLK that is read latency – 1 cycles after the READ command.

7. tHZ (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.

8. If tCESP > tCK, NOOP or DESL commands must be entered until tCESP is met. CLK must be active and stable (if CLK was turned off for power down) before CKE is returned high.



[‡] All references are made to the rising transition of CLK, unless otherwise noted.

1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182B - FEBRUARY 1994 - REVISED JUNE 1995

ac timing requirements over recommended ranges of supply voltage and operating free-air temperature^{†‡}

			'62680	2-10	'6268	02-12	'62680	2-15	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
tRAS	ACTV command to DEAC or	DCAB command	60	100 000	70	100 000	80	100 000	ns
	ACTV command to READ or	WRT command	30		35		40		ns
tRCD	ACTV command to READ-P	Burst length = 1, 2	40		45		45		ns
	or WRT-P command	Burst length = 4, 8	30		35		40		119
tRP	DEAC or DCAB command to or REFR command	ACTV, MRS, SLFR,	40		40		45		ns
^t APR	Final data out of READ-P operation to ACTV, MRS, SLFR, or REFR command t _{RP} + (nEP × t _{CK})								ns
† a => a c	Final data in of WRT-P operation to ACTV, MRS,	Burst length = 1	1 clock+60		1 clock+60		1 clock+75		ns
^t APW	SLFR, or REFR command (see Note 10)	Burst length > 1	60		60		75		1,0
	Final data in to DEAC or	Burst length = 1	1 clock+20		1 clock+20		1 clock+30		
^t RWL	DCAB command (see Note 11) Burst length :		20		20		30		ns
tRRD	ACTV command for one bank to ACTV command for the other bank		20		24		30		ns
tτ	Transition time, all inputs (se	1	5	1	5	1	5	ns	
^t REF	Refresh interval			64		64		64	ms

[†] See Parameter Measurement Information for load circuits.

- NOTES: 9. Transition time, t_T, is measured between V_{IH} and V_{IL}.
 - 10. for BL=1only

SPEED

- -10, $-12 = t_{APW}$ is 60 ns from first unsuspended clock edge after last data in
- -15 = tAPW is 80 ns from first unsuspended clock edge after last data in
- 11. for BL = 1 only

SPEED

- -10, $-12 = t_{RWL}$ is 20 ns from first unsuspended clock edge after last data in
- -15 = t_{RWL} is 30 ns from first unsuspended clock edge after last data in

[‡] All references are made to the rising transition of CLK, unless otherwise noted.

1048576-WORD BY 8-BIT BY 2-BANK SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY

SMOS182B - FEBRUARY 1994 - REVISED JUNE 1995

clock timing requirements over recommended ranges of supply voltage and operating free-air temperature †

			'62680	02-10	'62680	02-12	'62680	02-15	+
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT [‡]
		Burst length = 1, Read latency = 1	1		1		1_		
		Burst length = 1, Read latency = 2	0		0		0		cycles
nEP	Final data out to DEAC or	Burst length = 1, Read latency = 3	1		1		-1		
""	DCAB command	Burst length > 1, Read latency = 1	0		0		0		
		Burst length > 1, Read latency = 2	-1		-1		-1	cycles	
	· · · · · · · · · · · · · · · · · · ·	Burst length > 1, Read latency = 3	-2		-2		-2		
	DEAC or DCAB interrupt of	Read latency = 1	1		1		1		
nHZP	data-out burst to DQ in the high-impedance state	Read latency = 2	2		2		2		cycles
	(see Note 10)	Read latency = 3	3		3		3		
nCCD	READ or WRT command to inter DCAB command (i = 1, 2, 3,	rrupting STOP, READ, WRT, DEAC, or .) (see Note 11)	2 i		2 i		2 i		cycles
nCWL	Final data in to READ or WRT	Burst length = 1	2		2		2		cycles
IIICVVL	command in either bank	Burst length > 1	1		1		1		cycles
nWCD	WRT command to first data in		0	0	0	0	0	0	cycles
nDID	ENBL or MASK command to da	ta in	0	0	0	0	0	0	cycles
nDOD	ENBL or MASK command to da	ta out	2	2	2	2	2	2	cycles
nCLE	HOLD command to suspended HOLD operation exit to entry of	1	1	1	1	1	1	cycles	
nRSA	MRS command to ACTV, REFR	2		2		2		cycles	
nCDD	DESL command to control input	inhibit	0	0	0	0	0	0	cycles
nBSD	STOP command to READ or W	RT command	2		2		2		cycles

[†] All references are made to the rising transition of CLK, unless otherwise noted.



[‡] A CLK cycle can be considered as contributing to a timing requirement for those parameters defined in cycle units only when not gated by CKE (those CLK cycles occurring during the time when CKE is asserted low).

NOTES: 12. A data-out burst can be interrupted only on an even number of clock cycles after the initial READ command is entered (refer to nCCD).

^{13.} A read or write burst can be interrupted only at an even number of clock cycles after entry of the initial READ or WRT command. The nCCD parameter is only required in the case of a burst interruption.

Table 9. Number of Cycles Required to Meet Minimum Specification for Key Timing Parameters

				TMS	62680	2-10		Т	MS626	802-12	2	TMS	62680	2-15	UNITS
	Operating frequency		100	83	66	50	33	83	66	50	33	66	50	33	MHz
tcĸ	Cycle time, CLK (system clock)		10	12	15	20	30	12	15	20	30	15	20	30	ns
	KEY PARAME	ETER	NUMBER OF CYCLES REQUIRED												
	Read latency, minimum programmed v	3	3	2	2	1	3	3	2	2	3	2	2	cycles	
tRCD	ACTV command to READ or WRT cor	3	3	2	2	1	3	3	2	2	3	2	2	cycles	
tRAS	ACTV command to DEAC or DCAB co	ommand	6	5	4	3	2	6	5	4	3	6	4	3	cycles
tRP	DEAC or DCAB command to ACTV, M	IRS, SLFR, or REFR command	4	4	3	2	2	4	3	2	2	3	3	2	cycles
†RC	REFR command to ACTV, MRS, or REFR command; self-refresh exit to ACTV, MRS, SLFR, or REFR command		10	9	7	5	4	10	8	6	4	9	7	5	cycles
	Final data in to DEAC	Burst length = 1	3	3	3	2	2	3	3	2	2	3	3	2	cycles
tRWL	or DCAB command	DCAB command Burst length > 1	2	2	2	1	1	2	2	1	1	2	2	1	cycles
tRRD	ACTV command for one bank to ACTV	/ command for the other bank	2	2	2	1	1	2	2	2	1	2	2	1	cycles
		Burst length = 1, Read latency = 1	_	_	_	_	3	_	_	_		_	_		cycles
		Burst length = 1, Read latency = 2	_		3	2	2	_	_	2	2		3	2	cycles
	Final data out of READ-P operation to ACTV. MRS, SLFR, or REFR	Burst length = 1, Read latency = 3	3	3	2	1	1	3	2	1	1	3	2	1	cycles
^t APR	ACTV, MRS, SLFR, or REFR command	Burst length > 1, Read latency = 1					2				_	1	1	_	cycles
	command	Burst length > 1, Read latency = 2		-	2	1	1			1	1		2	1	cycles
		Burst length > 1, Read latency = 3	2	2	1	0	0	2	1	0	0	2	1	0	cycles
	Final data in of WRT-P operation to	Burst length = 1	7	6	5	4	3	6	5	4	3	6	5	4	cycles
tapw	ACTV, MRS, SLFR, or REFR command	Burst length > 1	6	5	4	3	2	5	4	3	2	5	4	3	cycles


TMS626802
1 048576-WORD BY 8-BIT BY 2-BANK
SYNCHRONOUS DYNAMIC RANDOM-ACCESS MEMORY
SMOS1828 - FEBRUARY 1994 - REVISED JUNE 1995



PARAMETER MEASUREMENT INFORMATION


general information for ac timing measurements

The ac timing measurements are based on signal rise and fall times equal to 1 ns ($t_T = 1$ ns) and a midpoint reference level of 1.4 V for LVTTL. For signal rise and fall times greater than 1 ns, the reference level should be changed to V_{IH} min and V_{IL} max instead of the midpoint level. All specifications referring to READ commands are also valid for READ-P commands unless otherwise noted. All specifications referring to WRT commands are also valid for WRT-P commands unless otherwise noted. All specifications referring to consecutive commands are specified as consecutive commands for the same bank unless otherwise noted.



NOTE A: CL includes probe and fixture capacitance.

Figure 11. Load Circuits



NOTE A: For this example, assume read latency = 3 and burst length > 1.

Figure 12. nEP, Final Data Output to DEAC or DCAB Command







Figure 13. Output Parameters



NOTE A: target is specified for command execution in one bank to command execution in the other bank.

Figure 14. Command-to-Command Parameters





Figure 15. Input-Attribute Parameters




NOTE A: For this example, assume read latency = 2 and burst length = 2.

Figure 16. DQ Masking




PARAMETER MEASUREMENT INFORMATION



NOTE A: For this example, assume read latency = 2 and burst length = 2.

Figure 17. Read-Automatic Deactivate (Autoprecharge)



NOTE A: For this example, the burst length = 2.

Figure 18. Write-Automatic Deactivate (Autoprecharge)




Figure 19. CLK-Suspend Operation






Figure 20. Power-Down Operation

PARAMETER MEASUREMENT INFORMATION



NOTE A: Assume both banks are previously deactivated.

Figure 21. Self-Refresh Entry/Exit




NOTE A: Assume read latency = 2 and burst length = 8.

Figure 22. Write Burst Followed by DEAC/DCAB-Interrupted Read

PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC RAND




BURST TYPE	BANK	ROW		BURST	CYCLE	
(D/Q)	(B/T)	ADDR	a	b	C	d
Q	T	R0	C0†	C0 + 1	C0 + 2	C0 + 3

[†] Column-address sequence depends on programmed burst type and C0 (seeTable 5).

NOTE A: This example illustrates minimum t_{RCD} and nEP for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

Figure 23. Read Burst (read latency = 3, burst length = 4)


PARAMETER MEASUREMENT INFORMATION



† Column-address sequence depends on programmed burst type and C0 (seeTable 5).

NOTE A: This example illustrates minimum t_{RWL} for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

Figure 24. Write Burst (burst length = 8)



BURST TYPE	BANK	ROW		BURST	CYCLE	
(D/Q)	(B/T)	ADDR	a	b	c	d
D	В	R0	cot	C0 + 1		
Q	В	R0			C1‡	C1 + 1


[†] Column-address sequence depends on programmed burst type and C0 (see Table 4).

NOTE A: This example illustrates minimum tpcp for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

Figure 25. Write-Read Burst (read latency = 3, burst length = 2)

SYNCHRONOUS DYNAMIC

[‡] Column-address sequence depends on programmed burst type and C1 (see Table 4).



BURST TYPE	BANK	ROW		BURST CYCLE														
(D/Q)	(B/T)	ADDR	a	b	C	đ	•	ť	9	h	i	j	k	1	m	n	0	р
Q	Т	R0	Co†	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7								
D	T	R0									C1‡	C1+1	C1+2	C1+3	C1+4	C1+5	C1+6	C1+7

[†] Column-address sequence depends on programmed burst type and C0 (see Table 6).

Figure 26. Read-Write Burst With Automatic Deactivate (read latency = 3, burst length = 8)

[‡] Column-address sequence depends on programmed burst type and C1 (see Table 6). NOTE A: This example illustrates minimum tRCD for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

(D/Q)

Q

(B/T)

В

Т


В

ADDR

R0

R1

R2



† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum t_{RCD} for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

C0+1 C0+2 C0+3 C0+4 C0+5 C0+6 C0+7


Figure 27. Two-Bank Row-Interleaving Read Bursts With Automatic Deactivate (read latency = 3, burst length = 8)

C1[‡] C1+1 C1+2 C1+3 C1+4 C1+5 C1+6 C1+7

1 048576-WORD BY 8-BIT BY 2-SYNCHRONOUS DYNAMIC RANDOM-ACCESS ME SMOS1828 - FEBRUARY 1994 - REVISED V

[†]Column-address sequence depends on programmed burst type and C1 (see Table 6).

[§] Column-address sequence depends on programmed burst type and C2 (see Table 6).




BURST TYPE	BANK	ROW	BURST CYCLE							
(D/Q)	(B/T)	ADDR	8	b	С	d		f		
Q	В	R0	C0†	C0 + 1		<u> </u>				
Q	Т	R1			C1‡	C1 + 1				
Q	В	R0					C2§	C2 + 1		
·										•••

[†] Column-address sequence depends on programmed burst type and C0 (see Table 4).

Figure 28. Two-Bank Column-Interleaving Read Bursts (read latency = 3, burst length = 2)

[‡] Column-address sequence depends on programmed burst type and C1 (see Table 4).

[§] Column-address sequence depends on programmed burst type and C2 (see Table 4).



PARAMETER MEASUREMENT INFORMATION

1048576-WORD SYNCHRONOUS DYNAMIC RANDO

D BY 8-BIT I DM-ACCES: BRUARY 1994 - RE


NOTE A: This example illustrates a minimum t_{RCD} and nEP read burst, and a minimum t_{RWL} write burst for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

Figure 29. Read-Burst Bank B, Write-Burst Bank T (read latency = 3, burst length = 4)

[†] Column-address sequence depends on programmed burst type and C0. (see Table 5).

[‡] Column-address sequence depends on programmed burst type and C1. (see Table 5).

Y 8-BIT BY 2-BANK YNAMIC RANDOM-ACCESS MEMORY -REVISED JUNE 1995




[†] Column-address sequence depends on programmed burst type and C0 (see Table 5).

Figure 30. Write-Burst Bank T, Read-Burst Bank B With Automatic Deactivate (read latency = 3, burst length = 4)

[‡] Column-address sequence depends on programmed burst type and C1 (see Table 5).

NOTE A: This example illustrates minimum nCWL for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.



PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC

NOTE A: This example illustrates a minimum t_{RCD} read burst and minimum t_{RWL} write burst for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.


Figure 31. Use of DQM for Output and Data-In Cycle Masking (read-burst bank T, write-burst bank B, deactivate all banks) (read latency = 2, burst length = 4)

[†] Column-address sequence depends on programmed burst type and C0 (see Table 5).

[‡] Column-address sequence depends on programmed burst type and C1 (see Table 5).








BURST TYPE	BANK	ROW	BURST CYCLE								
(D/Q)	(B/T)	ADDR	a	b	c	d	•	f	g	h	
Q	Т	R0	Cot	C0+1	C0+2	C0+3	C0+4	C0+5	C0+6	C0+7	

† Column-address sequence depends on programmed burst type and C0 (see Table 6).

NOTE A: This example illustrates minimum t_{RC}, t_{RCD}, nEP, and t_{RP} for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

Figure 32. Refresh Cycles (refreshes followed by read burst followed by refresh) (read latency = 2, burst length = 8)





† Column-address sequence depends on programmed burst type and C0 (see Table 5).


NOTES: A. This example illustrates minimum t_{RCD} for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

B. Refer to Figure 1

Figure 33. Mode Register Programming (deactivate all, mode program, write burst with automatic deactivate) (read latency = 2, burst length = 4)

PARAMETER MEASUREMENT INFORMATION

SYNCHRONOUS DYNAMIC



[†] Column-address sequence depends on programmed burst type and C0 (see Table 5).

Figure 34. Use of CKE for Clock Gating (hold) and Standby Mode (read-burst bank T with hold, write-burst bank B, standby mode) (read latency = 2, burst length = 4)


[‡] Column-address sequence depends on programmed burst type and C1 (see Table 5).

NOTE A: This example illustrates minimum tRCD for the '626802-10 at 100 MHz, the '626802-12 at 83 MHz, and the '626802-15 at 66 MHz.

MECHANICAL DATA

DGE (R-PDSO-G44)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.

device symbolization

